



CALLINAN 207-KFM
OP1018/U3625/CDM/eh

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : RICHARD BISINELLA

Patent No.: 6,968,443 Patent Date: 11/22/05

Serial No.: 09/775,836 Serial No. : 2/2/01

CUSTOMER NO.: 010037

February 26, 2007

COMMISSIONER FOR PATENTS
P.O. BOX 1450
ALEXANDRIA, VA 22313-1450

ATTN.: CERTIFICATE OF CORRECTIONS BRANCH

Sir:

REQUEST FOR CERTIFICATE UNDER 37 CFR 1.323

Certificate
MAR 13 2007
of Correction

In accordance with the provisions of 37 CFR §1.323 of the Rules of Practice implemented by 35 USC 255, the Patent and Trademark Office is respectfully requested to issue a Certificate of Correction in the above-identified patent to correct a material error in the printed patent document.

The error is listed below with reference to its occurrence in the application and corresponds in order to the change listed on the attached Form PTO/SB/44:

03/12/2007 YPOLITE1 00000021 6908443
01 FC:1811

100.00 OP

MAR 13 2007

Prior Foreign Application: Australian Application No. PQ 5429, filed February 4, 2000. A certified copy of this Australian Patent Application is also attached.

This error is the fault of the patentee and is merely formal in nature and does not change the scope of protection of the patent nor require reexamination.


Since this mistake is not obvious from the printed text, it is believed to be in order for the Patent and Trademark Office to issue a Certificate of Correction in accordance with the two copies of the enclosed Form PTO 1050 and to place such a Certificate of Correction in the file so that such will appear on any copies of the patent which are ordered in the future.

Moreover, since this mistake is that to the patentee, such should be done with a charge of \$100. Enclosed herewith is a check in the amount of \$100 to cover this charge. Please charge any insufficiency of fees or credit any excess to Deposit Account No. 50-0427.

MAR 13 2007

It is respectfully requested that when the above-requested Certificate of Correction has been issued and entered in the file that a certified copy of the Certificate of Correction be duly returned to the undersigned attorneys for the patentee.

Respectfully submitted,

By 
Karl F. Milde, Jr.
Reg. No. 24,822

MILDE & HOFFBERG, LLP
10 Bank Street - Ste. 460
White Plains, NY 10606
(914) 949-3100

I hereby certify that this correspondence is being deposited with the United States Postal Services as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450


On


MILDE & HOFFBERG, LLP

By



Date



MAR 13 2007

**UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION**Page 1 of 1

PATENT NO. : 6,968,443

APPLICATION NO.: 09/775,836

ISSUE DATE : NOVEMBER 22, 2005

INVENTOR(S) : RICHARD BISINELLA

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

(30) Foreign Application Priority Data

Feb. 4, 2000 (AU).....PQ 5429

MAILING ADDRESS OF SENDER (Please do not use customer number below):

MILDE & HOFFBERG, LLP
10 BANK STREET - STE. 460
WHITE PLAINS, NY 10606

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

MAR 13 2007



Australian Government

BEST AVAILABLE COPY

**Patent Office
Canberra**

I, JANENE PEISKER, TEAM LEADER EXAMINATION SUPPORT AND SALES hereby certify that annexed is a true copy of the Provisional specification in connection with Application No. PQ 5429 for a patent by RICHARD BISINELLA as filed on 04 February 2000.

**CERTIFIED COPY OF
PRIORITY DOCUMENT**

WITNESS my hand this
Eighth day of April 2005

A handwritten signature in dark ink, appearing to read 'J. Peisker'.

JANENE PEISKER
TEAM LEADER EXAMINATION
SUPPORT AND SALES



MAR 13 2007

RICHARD BISINELLA

AUSTRALIA

Patents Act 1990

PROVISIONAL SPECIFICATION FOR THE INVENTION ENTITLED

"MICROPROCESSOR"

This invention is described in the following statement:-

This invention relates to a microprocessor and relates particularly, though not exclusively, to a microprocessor which can have a programmable instruction set.

5 Typical microprocessors have registers, arithmetic logic units, memory, input/output circuits and other similar components which are hard wired together. The techniques for fabrication of such microprocessors is well established and provides a cheap and powerful base for modern computers. In order to add three numbers together from memory and return the result to
10 memory, the traditional method is as follows :-

- | | |
|--------------------------|--|
| 1. Memory → Reg A | (Read from memory and output to register A) |
| 2. Memory → Reg B | (Read from memory and output to register B) |
| 3. Reg A + Reg B → Reg C | (Add registers A,B and output to register C) |
| 15 4. Reg C → Reg A | (Read register C and output to register A) |
| 5. Memory → Reg B | (Read from memory and output to register B) |
| 6. Reg A + Reg B → Reg C | (Add registers A,B and output to register C) |
| 7. Reg C → Memory | (Read register C and output to memory) |

20 From the above it is clear that such a simple operation would take at least 7 clock cycles to be completed. In addition, the present microprocessor architectures are slow, because programmers are forced to use an instruction set provided by the microprocessor manufacturer. Thus the programmer must construct their own software to use these set of predefined instructions. This
25 example is grossly simplified as basic microprocessors do not take one cycle to process an instruction. Typically there would be a clock cycle for each of fetching the instruction, loading an opcode into the instruction register and decoding the instruction and processing the opcode per se.

30 It is an object of the present invention to provide a microprocessor which is not limited to the instruction set provided by the manufacturer.

MAR 13 2007

A further object of the invention is to provide a microprocessor with components that can be interconnected in a variable manner.

Yet another object of the invention is to provide a microprocessor that is more
5 flexible in its operation than conventional microprocessors.

With these and other objects in view the present invention in a preferred aspect may provide a microprocessor having a plurality of components which are selected from registers, arithmetic logic units, memory, input/output
10 circuits and other similar components commonly found in microprocessors, whereby said plurality of components are interconnected in a manner which allows connection between some of the components to be varied under program control.

15 Preferably said plurality of components are interconnected on a grid whereby each of said plurality of components can be switched under program control to be connected to a predetermined selection of one or more of said plurality of components.

20 In order that the invention may be more readily understood and put into practical effect, reference will now be made to the accompanying drawings, in which:-

Fig. 1 is a block diagram of an embodiment of a microprocessor made
25 in accordance with the invention;

Fig. 2 is a similar view to that of Fig. 1 showing the interconnection of components;

Fig. 3 is diagram to illustrate the loading procedures for a computer which includes the microprocessor of the present invention;

30 Fig. 4 is block diagram showing the microprocessor in one mode of operation;

Fig. 5 is a view of the interconnections to link various components of

MAR 13 2007

the microprocessor shown in Fig. 1;

Fig. 6 is a similar view to that of Fig. 5 showing a first embodiment of providing the interconnections; and

Fig. 7 is a similar view to that of Fig. 5 showing a second embodiment of providing the interconnections.

In Fig. 1 of the drawings there is shown a microprocessor 10 which includes the following components :-

10 An internal clock 12 to provide the timing signals for operation of the microprocessor. The internal clock 12 stores the time and date as well as the clock which times when a new instruction should be read. Internal clock 12 can be programmed to accommodate longer instructions by varying the length of the clock cycle.

15

Registers 14-16 are basically intermediate storage devices used to store temporary data. The microprocessor still relies on the registers to perform this task but allows the use of the register to be used more for storing important and common data rather than an intermediate storage device in between its final destination. The registers store an N - bit word as well as some of the basic flags. Flags are reminders of what occurred in the last arithmetic logic units (ALU) 30-32 output results. Such flags are :-

Carry -if the last operation generated a carry from the most significant bit

Zero - if the result of the last operation was zero

25 Overflow- if the last operation produced a two's complement overflow

Sign- if the most significant bit of the result of the operation was 1.

Parity- if the number of one bits in the result of the last operation was even (even parity or odd (odd parity)

Half-carry- if the last operation generated a carry from the lower half-word

30 These flags are only stored for each associated register and the instruction set

decoder 34 must decide if the flags will have an influence on the next

calculation. Because more than one operation can occur at once we need to

MAR 13 2007

store the associated flags for each register. The flag attachment to each register is ideal for a solution to the problem, that more than one operation will occur at once but this is only a suggestion and there are many ways of implementing flags in the microprocessor architecture. (This is unlike some traditional architecture which only has one flag register)

ALUs 30-32 can perform the following functions :-

1. Addition
2. Subtraction
3. Logical AND
4. Logical (Inclusive) OR
5. Logical Exclusive OR
6. Logical NOT (complement)
7. Increment (Add 1)
8. Decrement (subtract 1)
9. Left shift (add input to itself)
10. Clear (Result is zero)
11. Multiply / Divide (May be a procedure or single command)
12. Compare functions such as greater than, less than and equal to
13. Shift Data Left, Shift Data Right
14. Any other common or required function can be added to

enable microprocessor 10 to have access to these required functions.

The ALU 30-32 can change from a simple adder to a complex unit that can perform many arithmetic and logical functions. Therefore if the ALU cannot perform a function directly, several instructions will be necessary in order to produce the desired result.

Internal memory 36-38 can comprise cache, general purpose internal memory, stacks, internal sound card, and other internal functions like video, modem etc.

MAR 13 2007

External memory 40-42 can comprise cache, general purpose memory, internal sound card, and other internal functions like video, modem etc. Except unlike internal memory 36-38 external memory is not on the microprocessor per se and the read and write speed is a lot slower than internal memory 36-38.

An internal instruction set 44 comprises a set of instructions which may be a single command or a set of commands to comprise a procedure. It could even be capable of calling other basic instructions in an instruction based procedure.

There may be more than one internal instruction set types like RAM for temporary and EEPROM for critical instructions (or critical procedures).

The instruction set decoder 34 interprets the instruction set into timed control signals to the registers 14-28, ALUs 30-32, internal clock of microprocessor 12, memories 36-44 and XY connector 46.

Address registers 18-28 are basically registers that hold the current or next address for a particular portion of memory. In traditional microprocessors there is only one address register which limits you to read data sequentially.

Whereas microprocessor 10 has a number of address registers one for each main segment (or memory chip) of memory. This allows the microprocessor to read the data from one address and write it to another address assuming that there are two distinct memory segments. Where a segment is a physically different memory, like memory chips or a hard-drive then every memory segment will have its own address register.

XY connector 46 controls an X-Y grid which is formed of X bus lines 50-62 and Y bus lines 64-78. Thus XY connector 46 will interconnect a component on the X bus eg ALU 30 to a component on the Y bus eg register 14. The interconnection can be made in various ways as shown in Figs. 5 to 7. The basic interconnection is shown in Fig. 5 where each intersection of a Y bus line with an X bus line contains a switch (not shown) which can be activated

MAR 13 2007

by a control register or similar under program control. The number of control bits in the control register to select the appropriate switch positions can be calculated as follows :-

5 $N = X.Y$

Where N is the number of bits in the control register; X is the number of X bus lines; and Y is the number of Y bus lines. Thus each bit will control one associated switch. If required, the number of bits can be reduced by

10 compressing the data because not all possible combinations of switching will be required.

Fig. 6 shows a second embodiment where a bi-directional switch 80 with a single position. The problem with this solution is that there is only one possible switch location which limits the microprocessor architecture. This solution will however provide a simpler design to implement. A further option for the limiting to the one position is to have two switches so that the possibility of two or more positions can be made available by adding another switch.

20

The third embodiment shown in Fig. 7 overcomes the problem by having a bi-directional switch 82 with multiple positions. This is particularly efficient and flexible method of implementation of switching.

25 The operation of microprocessor 10 is shown in Fig. 2. In this example the switch positions have been labelled as 86-96. The switch positions 86-96 have been set by XY connector 46 in its control register. This results in the following operations :-

30 External memory 42 → External Memory 40 → Register 16 (switches 94,96)
Internal memory 36 → Register 14 (switch 86)
Register 16A → ALU 32 (switch 88)

Register 16B → ALU 32 (switch 90)

Output of ALU 32 → Register 16C (switch 92)

This set of connections shows the potential for microprocessor 10 to perform multiple operations in a single clock cycle. Obviously only one datum (word) can be output on to any data bus but multiple components can read the particular data bus. For example, where the external memory 42 is stored into external memory 40, it can also be stored into register 16 as seen above.

10 From the above it can be clearly seen that a bad programmer could easily cause a bus crash. Accordingly, there must be software and hardware error checking. Hardware error handling is performed by reading the instruction set before it is performed, or while it is in the process of being performed. This is achieved by reading the instruction set and performing a simple check to see
15 that no two components are output onto the same data bus. When an error occurs the software is halted and a fatal error message is returned. This method of error handling is basically a back up if the software error handling does not work. For software error handling a preferred method is to put checks into the software so that before the software compiles its programs, it
20 performs a check to see if the instruction set will perform a fatal error. Therefore the error can be fixed before it occurs by the software developer. Again this has limitations because it is very difficult to predict some outcomes of complex software.

25 In the description of the prior art an example was given which showed a traditional method of operation for adding three numbers together from memory. The example took at least 7 clock cycles. The same example will now be shown with reference to microprocessor 10.

- 30 1. Memory 36 → Register 14
2. Memory 36 → Register 16A
3. Register 14 + Register 16A → Register 16B, Memory 36 → Register 16C

MAR 13 2007

4. Register 16B + Register 16C → Memory 36

Such a sequence of operations takes 4 clock cycles and results in a 175% increase in speed from the traditional method. Again with reference to the prior art example microprocessor 10 can perform a single operation in one clock cycle or it the instruction set memory could be programmed to perform a whole operation which could comprise a number of sub-commands. You could also write a program just in simple instructions a clock cycle at a time, rather than an instruction which takes around 4 clock cycles in the prior art. This would allow an instruction containing several clock cycles with no definite length.

If the numbers in steps 1 and 2 above are from different memories then two buses can be used to download both numbers to two registers in one cycle as shown in the following example :-

1. Memory 36 → Register 14, Memory 40 → Register 16A
2. Register 14 + Register 16A → Register 16B, Memory 36 → Register 16C
3. Register 16B + Register 16C → Memory 36

This will provide a 233% increase in speed from the traditional method.

If the ALUs 30,31,32 can be timed and operate quick enough to be able to be operated in cascade, then a further increase in speed can be obtained as follows :-

1. Memory 36 → Register 14, Memory 40 → Register 16A
2. Register 14 + Register 16A → Register 16B, Reg 16B + Memory 40 → Memory 36

This results in a 350% increase in speed over the traditional method.

MAR 13 2007

Fig. 4 shows a further operation that is made possible with the invention. In this operation two ALUs 30,32 are used that allows the programmer to achieve a very quick calculation. As the output of ALU 32 must wait for the output of ALU 30, the total time of these two operations must be smaller than one clock cycle of microprocessor 10. Assuming a hypothetical 1 second clock cycle, and an ALU time of 0.4 seconds, then the total time to perform the two ALU operations would be 0.8 seconds. Such time would allow the result to be stored into memory, assuming that the data can be stored immediately. If the ALU takes 0.55 seconds to perform its operation then both ALU operations would take 1.1 seconds which is too slow for microprocessor 10 whose hypothetical clock runs at 1 second. Thus the total operation would take 2 seconds to complete as 2 clock cycles are required. To overcome this problem internal clock 12 could be slowed to a hypothetical 1.2 seconds. As the two ALU operations are completed within 1.1 seconds then the complete calculation is completed within 1.2 seconds (1 clock cycle) and thus there would be a saving of a hypothetical 0.8 seconds from the previous 2 seconds taken by the previous example. The internal clock 12 can be slowed by hardware or software solutions. In software, an instruction can be sent to internal clock 12 to slow down. In hardware, circuit elements can be used to sense the need to slow down the clock in order to perform the operation.

In Fig. 3 there is shown a diagram of the loading procedures for a computer (not shown) which includes microprocessor 10 of the invention. The loading procedures are as follows :-

Critical procedure 100: When a computer starts up it must initiate a few basic or "bootstrap" operations so that it knows where to start loading the operating system for example. Therefore this critical procedure 100 is loaded when the computer is turned on and loads the main set of instructions 102 together with the operating system. . These critical instructions would be few

MAR 13 2007

in number and very simple so that they would not need to be changed in the future.

Main set of instructions 102: The main set of instructions 102 are the basic set of instructions which are critical in the start-up procedure. They would normally be written by the operating system programmer to be used for the operating system essential instructions. The operating system instructions would be required to operate the operating system, for example a windows based operating system.

Program instructions 104,106: Each program, if it requires, can have its own set of instructions, and therefore can be as many sets of program instructions as long as there is sufficient memory.

Fig. 3 shows the critical procedures 100 which would be used to start up the computer and load the operating system 102 which would load its own set of instructions. Programs 104,106 would have their own set of instructions, if required. All the different programs can use each others' instructions, if required.

Software compilers could be developed so as to create an optimal set of instructions for a particular program so that it minimises memory space required and maximises speed and performance. Therefore a modest programmer could continue to write programs in languages such as C + +, Visual Basic and many other languages. The programmer would not need to worry about developing the instruction set because the compiler develops the optimal set. The flexibility of microprocessor 10 enables a software developer to have full control over the computer while not increasing the computer in complexity. Microprocessor 10 can have different programs working on a different set of instruction sets while also being able to implement a basic set of instructions. Microprocessor 10 is also capable of deleting and adding new instructions as they are needed.

MAR 13 2007

The use of microprocessor 10 in a computer system allows a software developer to have full control of what he or she wants the computer to perform. The software developer can write his or her own instruction set and then to use that instruction set in their software. This enables the software developer full control over the microprocessor and the computer.

Microprocessor 10 can also simulate other microprocessors and the hardware level rather than at software level which is difficult and ineffective. If a programmer encountered a fundamental problem eg the Y2K problem he or she could simply re-write the instruction set to calculate dates and store dates in an improved way.

Although the preferred embodiment has shown limited components the invention can have any number of registers, ALUs, internal memory and external memory of any size. Any component (ALU, register internal or external memory) can be connected together in many combinations and more than one connection can take place in one clock cycle. In the preferred embodiment the registers 14-28 are shown on the Y bus but they can be on the X bus or in any combinations on either bus. The buses can either be serial or parallel. Parallel bus will be quicker but to create a serial bus would be much easier as only one switch would be required per bus unlike N switches for an N-bit bus.


The invention will be understood to embrace many further modifications as will be readily apparent to persons skilled in the art and which will be deemed to reside within the broad scope and ambit of the invention, there having been set forth herein only the broad nature of the invention and a certain specific embodiment by way of example.

Dated this 3rd day of February, 2000.

RICHARD BISINELLA

By his Patent Attorneys:

CALLINAN LAWRIE



MAR 13 2007

FIG. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7

